发明名称 配線基板および配線基板への半導体素子の実装方法
摘要 A wiring board of the present invention includes an insulating board having a mounting portion on an upper surface to mount a semiconductor element, and semiconductor element connection pads formed on the mounting portion, on which at least three first dummy pads arranged on a center portion of the mounting portion, and at least three second dummy pads arranged on a peripheral portion of the mounting portion, are formed, and a dummy solder bump is formed on each of the first dummy pad and the second dummy pad.
申请公布号 JP6077436(B2) 申请公布日期 2017.02.08
申请号 JP20130245834 申请日期 2013.11.28
申请人 京セラ株式会社 发明人 禰占 孝之
分类号 H01L21/60;H01L23/12 主分类号 H01L21/60
代理机构 代理人
主权项
地址