发明名称 CLOCK AND DATA RECOVERY UNIT AND POWER CONTROL METHOD THEREFOR AND PON SYSTEM
摘要 In the present invention, wasted power consumption caused when a clock and data recovery unit in an optical network unit in a PON system is activated from a power-saving state is reduced and rapid, secure communication is performed. A clock and data recovery unit includes a phase-locked loop that can be set to normal mode or power-saving mode and that includes a voltage-controlled oscillator and recovers a clock signal and a data signal from input signals. The clock and data recovery unit includes a reference clock multiplier circuit that multiplies a reference clock signal and outputs the multiplied reference clock signal; and a frequency training loop that includes the same voltage-controlled oscillator and performs synchronous oscillation training by the voltage-controlled oscillator using the reference clock multiplier circuit before the phase-locked loop transitions from power-saving mode to normal mode.
申请公布号 US2013322880(A1) 申请公布日期 2013.12.05
申请号 US201213985128 申请日期 2012.02.21
申请人 TANAKA NARUTO;SUMITOMO ELECTRIC INDUSTRIES, LTD. 发明人 TANAKA NARUTO
分类号 H03L7/08 主分类号 H03L7/08
代理机构 代理人
主权项
地址
您可能感兴趣的专利