发明名称 |
SYSTEM AND METHOD OF CLOCKING LOW SAMPLE RATE ANALOG TO DIGITAL CONVERTERS WHILE MINIMIZING LINEARITY ERRORS |
摘要 |
A successive approximation register switched capacitor analog to digital converter utilizes a high frequency clock for controlling comparator reset switches and a clock distribution block to operate at lower sample rates. The successive approximation cycles are clocked with the high frequency clock so that the reset switches stay within the leakage limit irrespective of the sample rate but the end of conversion signal is delayed to mimic the slower sample rate.
|
申请公布号 |
US2013278452(A1) |
申请公布日期 |
2013.10.24 |
申请号 |
US201213451774 |
申请日期 |
2012.04.20 |
申请人 |
BILHAN HAYDAR;SARRAJ MAHER MAHMOUD;TEXAS INSTRUMENTS INCORPORATED |
发明人 |
BILHAN HAYDAR;SARRAJ MAHER MAHMOUD |
分类号 |
H03M1/38 |
主分类号 |
H03M1/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|