| 摘要 |
The present invention relates to a computer architecture comprising: a scheduling unit to receive instructions; and plurality of execution units to process the instructions, wherein the plurality of execution units access a plurality of register file segments, and wherein multiple copies of the same register name exist in different register file segments. |
