发明名称 |
HIGH SPEED DIVIDE-BY-TWO CIRCUIT |
摘要 |
A high frequency divider involves a plurality of differential latches. Each latch includes a pair of cross-coupled P-channel transistors and a variable resistance element. The latch is controlled to have a lower output resistance at high operating frequencies by setting a multi-bit digital control value supplied to the variable resistance element. Controlling the latch to have a reduced output resistance at high frequencies allows the 3 dB bandwidth of the latch to be maintained over a wide operating frequency range. The variable resistance element is disposed between the two differential output nodes of the latch such that appreciable DC bias current does not flow across the variable resistance element. As a consequence, good output signal voltage swing is maintained at high frequencies, and divider current consumption does not increase appreciably at high frequencies as compared to output signal swing degradation and current consumption increases in a conventional differential latch divider. |
申请公布号 |
EP2449677(A1) |
申请公布日期 |
2012.05.09 |
申请号 |
EP20100732801 |
申请日期 |
2010.07.02 |
申请人 |
QUALCOMM INCORPORATED |
发明人 |
CHAN, NGAR, LOONG, ALAN;WANG, SHEN |
分类号 |
H03K3/356 |
主分类号 |
H03K3/356 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|