发明名称 |
MEMORY CONTROL DEVICE AND METHOD FOR CONTROLLING SAME |
摘要 |
A priority control register 104 dynamically controls the internal transition state based on the issuability state of a memory request obtained in the memory request issuability signal generation unit 106 and retaining state of the memory request in the REQ_BUF 102 obtained by each of determination circuits 105 #2 through #5. Thus, the jump control of the priorities corresponding to the access regulation of the DRAM module 109 can be realized.
|
申请公布号 |
EP2423820(A1) |
申请公布日期 |
2012.02.29 |
申请号 |
EP20090843607 |
申请日期 |
2009.04.24 |
申请人 |
FUJITSU LIMITED |
发明人 |
TAKAHASHI, NORIYUKI;HONDOU, MIKIO |
分类号 |
G06F12/06;G06F13/16 |
主分类号 |
G06F12/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|