发明名称 Apparatus and method for performing a sequence of verification tests to verify a design of a data processing system
摘要 An apparatus and method are provided for performing a sequence of verification tests to verify the design of a data processing system. The apparatus comprises a system under verification representing the design of the data processing system, the system under verification including a component model representing at least one hardware component of the data processing system. The component model includes an interface module through which the component model interacts with other portions of the system under verification during performance of the verification tests. An alternative model is provided for representing the hardware component for selected verification tests, and the interface module comprises a verification interface module which is responsive to switch criteria specified by the alternative model to switch in the alternative model in place of the component model. Accordingly, by such an approach, the alternative model can take the place of the component model during performance of the selected verification tests. This maintains system integrity of the system under verification, whilst providing a simple and effective mechanism for enabling the alternative model to take the place of the component model for certain specific verification tests, for example when testing corner cases in the design.
申请公布号 US7979822(B2) 申请公布日期 2011.07.12
申请号 US20080155337 申请日期 2008.06.03
申请人 ARM LIMITED 发明人 NIGHTINGALE ANDREW MARK;JAMESON LOUISE MARGARET
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利