发明名称 Semiconductor storage device comprising MIS transistor including charge storage layer
摘要 A semiconductor memory device includes a memory cell block. The memory cell block includes a plurality of n-type first MIS transistors with current passages connected in series. Each of the first MIS transistors includes a source, a drain, and a charge storage layer formed on a (001)-plane of a semiconductor substrate with a gate insulating film interposed therebetween and is configured to store data. A direction from the source to the drain in each of the first MIS transistors is set parallel to a [001]-direction or [010]-direction of the semiconductor substrate.
申请公布号 US7772618(B2) 申请公布日期 2010.08.10
申请号 US20070770415 申请日期 2007.06.28
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 GOMIKAWA KENJI;NOGUCHI MITSUHIRO;AOI TAKASHI
分类号 H01L29/76 主分类号 H01L29/76
代理机构 代理人
主权项
地址