发明名称 BUS SYSTEM AND BUS FAILURE COPING METHOD
摘要 PROBLEM TO BE SOLVED: To perform detection of occurrence of an error in an address signal and specification of a fault address line during a normal operation concerning a bus system and a bus failure coping method, and to, when an address fault is occurred, perform access successively even after the address fault is occurred in a memory area which has been accessed until that time. SOLUTION: An address signal transmitted from a bus master 1-1 is stored by an address latch/return part 1-21 of a bus slave 1-2, and the address signal is returned through the address bus to a bus master 1-1, and the bus master 1-1 collates the returned address signal by an address collation part 1-12, and specifies in which of address lines the error of the address signal has been occurred, and notifies the bus slave 1-2 of the information of the specified fault address line through a fault address notification line/redundant address line 1-3, and address line switching parts 1-14 and 1-23 of the bus master 1-1 and the bus slave 1-2 switch the fault address line to the redundant address line. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009026080(A) 申请公布日期 2009.02.05
申请号 JP20070188687 申请日期 2007.07.19
申请人 FUJITSU LTD 发明人 YAMANAKA KATSUAKI;YOSHITOME HIDENORI;MAEDA SATORU
分类号 G06F13/36 主分类号 G06F13/36
代理机构 代理人
主权项
地址