Peripheral Gate Stacks and Recessed Array Gates

摘要

Methods are provided for simultaneously processing transistors in two different regions of an integrated circuit. Planar transistors are provided in a logic region while recessed access devices (RADs) are provided in an array region for a memory device. During gate stack patterning in the periphery, word lines are recessed within the trenches for the array RADs. Sidewall spacer formation in the periphery simultaneously provides an insulating cap layer burying the word lines within the trenches of the array.