发明名称 INTEGRATED CIRCUIT MODELING METHOD, AND INTEGRATED CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a transistor modeling to make the performance of a finally formed transistor to be close to that of simulated by the simulation model. SOLUTION: In a system for modeling an integrated circuit having at least an insulated gate field effect transistor, this system includes a generation means (MLB) for defining a parameter showing a mechanical stress applied to a transistor active region, and a processing means (MT) for determining at least a plurality of electrical parameter (P) for a transistor by considering the stress parameter. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2008252105(A) 申请公布日期 2008.10.16
申请号 JP20080118491 申请日期 2008.04.30
申请人 ST MICROELECTRONICS SA 发明人 BIANCHI RAUL ANDRES
分类号 H01L29/00;G06F17/50;H01L21/336;H01L21/8234;H01L21/8238;H01L27/088;H01L27/092;H01L29/78 主分类号 H01L29/00
代理机构 代理人
主权项
地址