| 摘要 |
Input circuit ensuring a noise margin for a reference voltage. A semiconductor chip 11 a comprises a pad 14 that inputs a reference voltage Vref, an input circuit 13 , a resistance element R 1 connected between an input terminal of the input circuit 13 and the pad 14 , a capacitance element C 1 connected between the input terminal of the input circuit 13 and a power supply VDD, and a capacitance element C 2 connected between the input terminal of the input circuit 13 and a ground VSS within the semiconductor chip. A resistance value of the resistance element R 1 is set based on an impedance characteristic of a network, for supplying the reference voltage Vref.
|
