发明名称 LEVEL SHIFTER, LEVEL CONVERSION CIRCUIT, AND SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 <P>PROBLEM TO BE SOLVED: To provide a level shifter circuit for preventing malfunctions of an output buffer at application of power, with respect to a semiconductor integrated circuit having multiple power supplies. <P>SOLUTION: N-type transistors; acting as reset transistors on the occurrence of interruption of an internal power supply, are connected respectively to both drain terminals of P-type transistors in latch connection in a level shifter. Further, the gate of the N-type transistor for actually executing resetting is driven by a sense circuit of an internal power supply level, the gate of the N-type transistor not used for the resetting is connected to GND, and the connection destinations of both the N-type transistors can be properly replaced by a minimum wire change in response to the setting state. <P>COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2005354207(A) 申请公布日期 2005.12.22
申请号 JP20040170310 申请日期 2004.06.08
申请人 NEC ELECTRONICS CORP 发明人 OZAWA YUKIO
分类号 H03K17/22;H03K3/356;H03K3/3565;H03K19/0175;H03K19/0185 主分类号 H03K17/22
代理机构 代理人
主权项
地址