Multi-port semiconductor memory device having reduced bitline voltage offset and method for arranging memory cells thereof

摘要

A multi-port semiconductor memory device having a reduced bitline voltage offset and method for arranging memory cells so as to reduce the bitline voltage offset in a multi-port semiconductor memory device are provided. The multi-port semiconductor memory device incldues a plurality of memory cells, each having a first bitline pair and a second bitline pair, and a plurality of flipped memory cells, each having a first flipped bitline pair and a second flipped bitline pair. The memory cells and the flipped memory cells are alternately arranged in a row direction, and a predetermined preparatory memory cell is arranged between the memory cell and the flipped memory cell that are adjacent to each other at a predetermined position in the row direction. In particular, the preparatory memory cell connects the first bitline pair of the memory cell to the second bitline pair of the flipped memory cell and connects the second bitline pair of the memory cell to the first bitline pair of the flipped memory cell.