发明名称 OPTIMIZATION OF A PIPELINED PROCESSOR SYSTEM
摘要 <p>A problem in a message-based pipelined processor system is that the pipelining features of the execution pipeline of the system can not be fully utilized when the first stages of the pipeline are awaiting the determination of a memory address by the last stage of the pipeline. The invention therefore proposes that the message-based memory addresses are determined before the messages are buffered, or even earlier, already at message sending, so that the memory addresses are ready for use as soon as message processing by the pipeline is intiated. This typically means that the address determination routine of the operrating system is executed, and that the corresponding memory address is included in the relevant message before the message is buffered in the message buffers. In this way, the memory address can be loaded into the program counter and the instructions fetched right away as soon as message processing is initiated. This results in a more optimal utilization of the execution pipeline and a saving of execution time that is equal to the length of the execution pipeline (10-30) clock cycles or more). In order to handle applications with high real-time requirements, the invention introduces an update marker for indicating updates in the table used for determining the memory addresses.</p>
申请公布号 WO2002025433(A1) 申请公布日期 2002.03.28
申请号 SE2001001234 申请日期 2001.06.01
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址