首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Menetelmä ja laite molemmilta puolilta päällystettyjen paperirainojen valmistamiseksi
摘要
申请公布号
FI107750(B)
申请公布日期
2001.09.28
申请号
FI19950006281
申请日期
1995.12.27
申请人
VOITH SULZER PAPIERMASCHINEN GMBH,;SCA GRAPHIC SUNDSVALL AB,
发明人
REICH,STEFAN;RIEPENHAUSEN,BERND;KUSTERMANN,MARTIN;TREFZ,MICHAEL;WINTER,LARS;WEDIN,IRENE;BERG,ANETTE;AKSNES,FREDERIK
分类号
B05C9/12;B05C3/18;B05C11/02;B05C11/04;D21H23/56;D21H23/70;D21H25/12;(IPC1-7):D21H23/70
主分类号
B05C9/12
代理机构
代理人
主权项
地址
您可能感兴趣的专利
ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, AND DISPLAY PANEL
MEMORY CELL HAVING A VERTICAL SELECTION GATE FORMED IN AN FDSOI SUBSTRATE
STACKED METAL LAYERS WITH DIFFERENT THICKNESSES
SOLUTION FOR REDUCING POOR CONTACT IN INFO PACKAGES
CHIP PACKAGE AND METHOD FOR FORMING THE SAME
DISCONTINUOUS AIR GAP CRACK STOP
SUBTRACTIVE ETCH INTERCONNECTS
SUBSTRATE STRIP AND METHOD OF MANUFACTURING SEMICONDUCTOR PACKAGE USING THE SAME
Cooling Device for a Current Converter Module
FIN FORMATION ON AN INSULATING LAYER
SELF-ALIGNED INTERCONNECTION FOR INTEGRATED CIRCUITS
TITANIUM TUNGSTEN LINER USED WITH COPPER INTERCONNECTS
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
PLASMA PROCESSING METHOD
Method of Forming a Mask for Substrate Patterning
METHOD FOR ETCHING HIGH-K METAL GATE STACK
Patterning a Substrate Using Grafting Polymer Material
INTEGRATION OF III-V DEVICES ON SI WAFERS
MULTIPOLE ION GUIDES UTILIZING SEGMENTED AND HELICAL ELECTRODES, AND RELATED SYSTEMS AND METHODS
Bubble Removal from Liquid Flow into a Mass Spectrometer Source