Clock synchronous memory

摘要

A clock synchronous memory capable of accurately synchronizing a clock with data is provided. The clock synchronous memory has a fine delay control circuit for precisely synchronizing a clock with data. The fine delay control circuit uses a first type delay unit and a second type delay unit and allows the clock to pass through at least one of the first and second type delay units, thereby finely adjusting a delay time of the clock.