发明名称 Method for fabricating ultra-small interconnections using simplified patterns and sidewall contact plugs
摘要 A process for fabricating an interconnect structure, featuring contact of the interconnect structure, to an exposed side of an underlying conductive plug structure, where the conductive plug structure is used to communicate with an active device region in a semiconductor substrate, has been developed. The process features the use of simple photolithographic patterns, such as a stripe opening, exposing a group of gate structures, and a group of spaces, located between the gate structures, to be used for subsequent contact plug formation. This is in contrast to conventional processing, in which a more difficult photolithographic procedure is used to create smaller, individual openings, to individual spaces between gate structures. In addition this invention features a self-aligned opening, exposing only a side of a contact plug structure. An overlying interconnect structure then contacts only the exposed side of the underlying contact plug structure, again reducing photolithographic difficulties, encountered with conventional methods of creating a non-self aligned opening to an underlying contact plug.
申请公布号 US6124192(A) 申请公布日期 2000.09.26
申请号 US19990405062 申请日期 1999.09.27
申请人 VANGUARD INTERNATIONAL SEMICONDUTOR CORPORATION 发明人 JENG, ERIK S.;YEN, TZU-SHIH;LUO, HUNG-YI
分类号 H01L21/60;H01L23/522;(IPC1-7):H01L21/44 主分类号 H01L21/60
代理机构 代理人
主权项
地址