摘要 |
A dual port memory device comprises a first group of bit lines corresponding to a first port of the device, a second group of bit lines corresponding to a second port of the device, and a vertical shielding layer disposed between the first group of bit lines and the second group of bit lines, for eliminating the capacitance coupling between the first group of bit lines and the second group of bit lines. The first group of bit lines are disposed in a first metal layer of the device, the vertical shielding is disposed in a second metal layer of the device, and the second group of bit lines are disposed in a third metal layer of the device. The present invention further comprises jumper lines for electrically connecting the bit lines in the metal layer above the vertical shielding layer to a diffusion well of a transistor. In addition, jumper windows are provided in the vertical shielding layer for allowing the jumper lines to pass through the vertical shielding layer.
|