发明名称 Processo de codificação de sinais de vídeo digitais aparelho codificador de sinais de vídeo digitais sinal de imagem de vídeo digital e disco óptico
摘要 A method is provided for encoding of digital video signal segments which are interleaved to form a single system stream (video STD plus audio STD). In order to enable seamless joining of the segments, control of the video system layer buffer loading is related to the loading of the video layer buffer (VBV occupancy). Starting from an idealised match at the point the first picture is to be read out of the decoder buffer, the point at which the first picture is to be read out of the system layer buffer is adjusted by an amount determined by the predicted duration of the segment and the point at which the last frame of the segment is due to be read out. The adjustment prevents possible overlap of segment timing values derived initially from the idealised match case. The technique has particular application to interactive multimedia applications where real time splicing of video clips is required with minimal visual discontinuity.
申请公布号 BR9506692(A) 申请公布日期 1997.11.18
申请号 BR19959506692 申请日期 1995.11.24
申请人 PHILIPS ELECTRONICS N.V. 发明人 SIMONM BLANCHARD
分类号 H04N7/26;H04N7/24;H04N7/32;(IPC1-7):H04Q11/04;H04N7/62 主分类号 H04N7/26
代理机构 代理人
主权项
地址