摘要 |
The present invention is intended to realize an analog signal sampling circuit constructed with field-effect transistors wherein errors caused by parasitic capacitance or gate conductance in a switch device is reduced. The sampling circuit of the invention comprises an inverting amplifier, a capacitor, a first switch for selecting a reference voltage Vref or a target signal Vin for input to the capacitor, and a second switch for opening or closing the connection between the input and output of the inverting amplifier, and produces an output in proportion to the difference between the target signal Vin and reference voltage Vref held in the capacitor, the sampling circuit being characterized by the inclusion of a voltage converting circuit whereby the operating voltage of the clock signal applied to the gate of the field-effect transistor forming the second switch is converted to a voltage related to the self-bias level of the inverting amplifier.
|