发明名称 METHOD FOR DETECTING INTERMITTENT ERROR IN VOLATILE MEMORY
摘要 Primary and secondary data save areas are established in a volatile memory (CMOS) which is backed up with a battery. The same predetermined data are stored in the primary and secondary data areas together with check sum. At a power on time, the data of the primary area are added together and the data of the secondary area are added together. When both of results of the addition are equal to the check sum, no error is detected. When only one of results of addition is different from the check sum, an intermittent error is detected. When both of results of addition are different from the check sum, battery exhausted condition is detected. If the intermittent error is detected, data of one area whose result of addition is equal to the check sum are copied to other area whose result addition is different from the check sum.
申请公布号 EP0184613(A3) 申请公布日期 1988.07.13
申请号 EP19850110385 申请日期 1985.08.20
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 ISHII, TAKASHI
分类号 G06F11/00;G06F11/10;G06F12/16;G11C29/02;G11C29/40;G11C29/52;(IPC1-7):G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址