| 摘要 |
MULTMULTILEVEL CONTROLLER FOR A CACHE MEMORY INTERFACE IN A MULTIPROCESSING SYSTEM A two level controller has been described for a system interface between an auxiliary processor and main memory modules of a multiprocessing system which respective processor and system have different clock rates, memory access times and memory addressing capabilities. |
