发明名称 Digital telecommunications switches network with in-built fault identification
摘要 In modern digital telecommunications switching networks the switch block may be a duplicated plane time-space-time arrangement in which each time switch stage and each space switch stage is controlled by control stores. Each control store is cross-office slot ordered and is arranged to be loaded by the central control with the identity of the connection required for the relevant cross-office slot. At each busy cross-office slot in a time switch control store a 12 bit address word is retrieved. Ten bits are used to define the connection while the two remaining bits act as a busy bit and a parity bit. Each space switch control store contains in cross-office slot order eight bit address words (6 bits address plus busy and parity bits). The busy bits are used when interrogating the trunking for free paths and they are also used to control the application of idle codes to free slots in the speech path. The parity bits within the control stores are used to initiate pattern insertion on the speech highways. The detection of "bad parity" causes characteristic patterns to replace an erroneously accessed samples at the time or space switch and the replaced sample will be intercepted at the transmit digital line termination unit, which will be biased to choose the sample from the other plane of the switch block. The inserted pattern also identifies the trunking element to which the erroneous address has been applied so that the DLT is able to indicate the faulty control store.
申请公布号 US4393490(A) 申请公布日期 1983.07.12
申请号 US19800176136 申请日期 1980.08.07
申请人 THE PLESSEY COMPANY PLC;THE PLESSEY COMPANY PLC 发明人 CULLEY, ERNEST
分类号 H04Q11/04;(IPC1-7):H04J3/14 主分类号 H04Q11/04
代理机构 代理人
主权项
地址