发明名称 Arithmethic logic and shifting device for use in a processor
摘要 <p>An arithmetic logic and shifting device is disclosed and includes an arithmetic logic unit that has a first input to receive a first operand from a first register port, a second input to receive a second operand from a second register port, and an output to selectively provide a memory address to a memory unit in a first mode of operation and to selectively provide an arithmetic output in a second mode of operation. Further, the arithmetic logic and shifting device includes a programmable shifter device that has a first input to receive data from the memory unit, a second input to receive the arithmetic output, a third input to receive an operation code of a computer execution instruction, and a shifted output to provide shifted data.</p>
申请公布号 EP2256948(B1) 申请公布日期 2015.04.22
申请号 EP20100008591 申请日期 2006.11.02
申请人 QUALCOMM INCORPORATED 发明人 AHMED, MUHAMMAD;INGLE, AJAY ANANT;JAMIL, SUJAT
分类号 H04B7/06;H04B17/00;H04L25/02;H04L25/03 主分类号 H04B7/06
代理机构 代理人
主权项
地址