发明名称 |
High performance caching for motion compensated video decoder |
摘要 |
A method for high performance caching is disclosed. The method generally includes steps (A) and (B). Step (A) may fetch a plurality of reference samples of a reference image from a first circuit to a cache of a second circuit. The cache may include a plurality of cache blocks and a plurality of valid bits. Each of the cache blocks generally corresponds to at most one of the valid bits. A size of the cache blocks may match a smallest read access size of the first circuit. Step (B) may transfer the reference samples having the corresponding valid bit set to valid from the cache to a processor of the second circuit. |
申请公布号 |
US8225043(B1) |
申请公布日期 |
2012.07.17 |
申请号 |
US20100688113 |
申请日期 |
2010.01.15 |
申请人 |
KOHN LESLIE D.;READER SYDNEY D.;AMBARELLA, INC. |
发明人 |
KOHN LESLIE D.;READER SYDNEY D. |
分类号 |
G06F12/06 |
主分类号 |
G06F12/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|