Verfahren zur Ermittlung des Fehlerorts eines mehradrigen, durch Nebenschluss gestoerten Kabels mit Hilfe eines zwei Messadern ueber den Nebenschluss zugefuehrten Stromes,申请号DE1927G070830D-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	Verfahren zur Ermittlung des Fehlerorts eines mehradrigen, durch Nebenschluss gestoerten Kabels mit Hilfe eines zwei Messadern ueber den Nebenschluss zugefuehrten Stromes
摘要
申请公布号	DE516563(C)	申请公布日期	1931.01.30
申请号	DE1927G070830D	申请日期	1927.07.17
申请人	WILHELM GRAF	发明人
分类号	G01R31/08	主分类号	G01R31/08
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Diffusion barrier coated substrates and methods of making the same

Fin transistor and semiconductor integrated circuit including the same

Trench connection between a transistor and a further component

Nitride-based transistors having structures for suppressing leakage current

Semiconductor device and manufacturing method of semiconductor device

Semiconductor devices containing an epitaxial perovskite/doped strontium titanate structure

Method for manufacturing gate stack structure in insta-metal-oxide-semiconductor field-effect-transistor

Semiconductor structure and method for forming the same

Method for manufacturing semiconductor device

Organic light emitting display device

Flexible display apparatus configured to be bent

Organic light-emitting display apparatus

Organic optoelectronic component

Magnetic sidewalls for write lines in field-induced MRAM and methods of manufacturing them

Methods of stress engineering to reduce dark current of CMOS image sensors

Semiconductor device and method of fabricating the same

Multi-gate and complementary varactors in FinFET process

Semiconductor structure with multiple transistors having various threshold voltages

High breakdown voltage microelectronic device isolation structure with improved reliability

Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof