发明名称 |
Method for high-level synthesis of semiconductor integrated circuit |
摘要 |
A Control Data Flow Graph (CDFG) which is an intermediate representation obtained by analyzing a behavioral-level circuit description of hardware, is subjected to a process of changing a shape of the CDFG by adding an operation before or after scheduling, so as to conceal design information. A CDFG to which a hardware resource has been allocated may be subjected to a process of changing the allocation of the hardware resource.
|
申请公布号 |
US2007168902(A1) |
申请公布日期 |
2007.07.19 |
申请号 |
US20060633568 |
申请日期 |
2006.12.05 |
申请人 |
OGAWA OSAMU;SHIOMI KENTARO;NEMOTO YUSUKE;TORISAKI YUISHI |
发明人 |
OGAWA OSAMU;SHIOMI KENTARO;NEMOTO YUSUKE;TORISAKI YUISHI |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|