发明名称 INTERRUPTION GENERATION CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an interruption generation circuit capable of shortening the time from the time when a detection object is actually laid in a desired state to the time of generating an interruption. SOLUTION: An external event detection part 101 detects valid edges of an external event signal. A count period generation circuit 103 generates an external event divided signal having a period obtained by multiplying the time interval of valid edges of the external event signal one before counted by a main timer 104 by 1/N times. A compare register 105 stores a value corresponding to the time when the interruption is to be generated, and an interruption determination circuit 106 generates the interruption when the count value of the main timer 104 becomes the value stored in the compare register 105. When the counter value of the main timer 104 is smaller than the value stored in the compare register 105 in the detection of a valid edge, the interruption determination circuit 106 generates the interruption at that timing. COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2005339245(A) 申请公布日期 2005.12.08
申请号 JP20040157731 申请日期 2004.05.27
申请人 NEC ELECTRONICS CORP 发明人 OTSUJI TAKASHI
分类号 G06F9/48;F02D41/26;F02D41/34;G06F9/46;G06G7/70;(IPC1-7):G06F9/46 主分类号 G06F9/48
代理机构 代理人
主权项
地址