发明名称 INTERPOLATION CIRCUIT HAVING A CONVERSION ERROR CORRECTION RANGE FOR HIGHER-ORDER BIT AND ANALOG/DIGITAL CONVERTER CIRCUIT UTILIZING THE SAME
摘要 PROBLEM TO BE SOLVED: To provide a small-scale interpolation circuit having a range for conversion error correction for a higher-order bit and an analog/digital converter circuit utilizing the same. SOLUTION: The interpolation circuit for generating an interpolation differential voltage and an extrapolation differential voltage with respect to first and second differential input voltages includes: two differential amplifiers for receiving the differential input voltages and generating a differential voltage between an inverting output terminal and a noninverting output terminal; a first voltage division element array NT 1 placed between the noninverting output terminals and a second voltage division element array NT 2 placed between the inverting output terminals, the nodes of the arrays respectively forming interpolation differential voltages groups; and a third voltage division element array NT 3 placed between the noninverting output terminal of the first differential amplifier and the noninverting output terminal of the second differential amplifier, the nodes of the array NT 3 respectively generating at least a pair of extrapolation differential voltages. Further, the analog/digital converter circuit is configured through the provision of a comparison array for receiving the differential output voltage of the interpolation circuit. COPYRIGHT: (C)2004,JPO
申请公布号 JP2004015347(A) 申请公布日期 2004.01.15
申请号 JP20020164829 申请日期 2002.06.05
申请人 FUJITSU LTD 发明人 NAKAMOTO HIROYUKI
分类号 H03M1/36;H03M1/14;H03M1/16;H03M1/76;(IPC1-7):H03M1/36 主分类号 H03M1/36
代理机构 代理人
主权项
地址