发明名称 METHOD FOR CANCELING ON-LINE OFFSET IN FLASH ANALOG/ DIGITAL CONVERTER HAVING INTERPOLATION COMPARATOR ARRAY
摘要 PROBLEM TO BE SOLVED: To solve some of problems caused by combining two conventional flash analog/digital conversion technologies employed for a high-speed flash analog/digital converter. SOLUTION: This invention provides a method for implementing an automatic zero function for the flash analog/digital converter ('ADC'). The ADC has a reference voltage circus that provides analog reference voltages that are equally spaced and system voltage comparators that compare an input voltage with the reference voltages to give an instruction of which reference voltage corresponds to the input voltage. This method includes the following steps; a plurality of redundant voltage comparators are provided, a subset of the system voltage comparators is selected, auto-zero is implemented for the selected comparators, the redundant comparators are used in place of the selected comparators, and an output of the main comparator array is combined with an output of the redundant comparators to generate a final digital output.
申请公布号 JP2002033663(A) 申请公布日期 2002.01.31
申请号 JP20010157153 申请日期 2001.05.25
申请人 TEXAS INSTR INC <TI> 发明人 FEYGIN GENNADY;MARTIN DAVID A;NAGARAJ KRISHNASAWAMY
分类号 G06F3/05;H03M1/10;H03M1/36;(IPC1-7):H03M1/10 主分类号 G06F3/05
代理机构 代理人
主权项
地址