发明名称 Method of forming submicron contacts and vias in an integrated circuit
摘要 A method is provided of forming a small geometry via or contact of a semiconductor integrated circuit, and an integrated circuit formed according to the same, is disclosed. According to a first disclosed embodiment, an opening is formed partially through an insulating layer overlying a conductive region. Sidewall spacers are formed along the sidewalls of the opening. The remaining insulating layer is etched to expose the underlying conductive region. The contact dimension of the opening is smaller than the opening which can be printed from modern photolithography techniques. According to an alternate embodiment, the opening in the insulating layer expose the underlying conductive region. A polysilicon layer is formed over the insulating layer and in the opening. The polysilicon is oxidized to form a thick oxide in the opening and is etched back to form oxidized polysilicon sidewall spacers which decrease the contact dimension of the opening. According to a further alternate embodiment, an etch stop layer is formed between the insulating layer and conductive region and an opening is formed in the insulating layer exposing the etch stop layer. A sidewall spacer film is formed over the insulating layer and the etch stop layer, both layers having a similar etch rate for a given etchant. The etch stop and spacer layers are etched in the opening to expose the underlying conductive layer thereby forming a contiguous sidewall spacer and etch stop layer on the sides of and under the insulating layer, thereby decreasing the contact dimension of the opening.
申请公布号 US6111319(A) 申请公布日期 2000.08.29
申请号 US19950575691 申请日期 1995.12.19
申请人 STMICROELECTRONICS, INC. 发明人 LIOU, FU-TAI;ZAMANIAN, MEHDI
分类号 H01L21/302;H01L21/3065;H01L21/768;H01L23/522;(IPC1-7):H01L23/48 主分类号 H01L21/302
代理机构 代理人
主权项
地址