摘要 |
Method and circuit aspects for improving lock-in time following power-up in a phase-locked loop are provided. The circuit and method for providing same includes a phase-locked loop, the phase-locked loop comprising a low pass filter, and a pulse generation circuit coupled to the low pass filter. The pulse generation circuit provides a control pulse of predetermined duration to increase a voltage across the low pass filter and reduce lock-in time in the phase-locked loop following power-up. The pulse generation circuit further includes a plurality of logic gates, the plurality of logic gates including a plurality of inverters coupled to a NAND gate.
|