发明名称 Icc current electromagnetic interference choke with multiple choking levels
摘要 An apparatus for and method of reducing electromagnetic interference of an integrated circuit by providing multiple choking levels are disclosed. A choking circuit includes a choking level select signal generator, a pulse choking circuit connected to the choking level select signal generator, and a modulation control circuit connected to the pulse choking circuit. The choking level is increased when modules of the integrated circuit are less active, which reduces electromagnetic interference. The choking level is decreased when modules of the integrated circuit are more active, which maintains the voltage supplied to the power bus above a desired level.
申请公布号 US6005429(A) 申请公布日期 1999.12.21
申请号 US19980118283 申请日期 1998.07.17
申请人 NATIONAL SEMICONDUCTOR CORPORATION 发明人 ZHONG, FREEMAN;MILLER, WILLIAM E.
分类号 H03K17/16;(IPC1-7):H03K5/14 主分类号 H03K17/16
代理机构 代理人
主权项
地址