发明名称 Circuits for block redundancy repair of integrated circuit memory devices
摘要 A memory cell array includes a plurality of memory blocks, each of which includes normal memory cells and spare memory cells, arranged in arrays having rows and columns. A row or column of spare memory cells in one of the memory cell blocks is substituted for a defective row or column of normal memory cells in the one of the memory blocks, without substituting a row or column of spare memory cells in remaining ones of the memory cell blocks for a row or column of normal memory cells in the remaining ones of the memory blocks. Stated differently, a predetermined row or column of spare memory cells in a first one of the memory blocks is substituted for a first defective row or column of normal memory cells in the first one of the memory blocks, and the predetermined row or column of spare memory cells in a second one of the memory blocks is also substituted for a second defective row or column of normal memory cells in a second one of the memory blocks. Thus, a given row or column of spare memory cells can be used to substitute for different rows or columns of memory cells in each memory block. The number of spare memory cells which is required is thereby reduced.
申请公布号 US5742547(A) 申请公布日期 1998.04.21
申请号 US19960701634 申请日期 1996.08.22
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 LEE, SEUNG-HUN
分类号 G11C11/401;G06T1/60;G11C29/00;G11C29/04;(IPC1-7):G11C7/00 主分类号 G11C11/401
代理机构 代理人
主权项
地址