A parallel computer system is disclosed comprising a plurality of high level processors joined together using a cross-point or cross-bar switch. The system includes an adapter between each processor and the switch. Protocol processing to drive the switch, transfer pages and schedule transmissions between the processors is performed by the adapter. The protocol use the notion of typed or tagged buffer management that allows a client to bind the semantics of a message being sent or received. These semantics specify behaviors in the protocol when message packets depart or when they arrive.
申请公布号
US5517662(A)
申请公布日期
1996.05.14
申请号
US19940335926
申请日期
1994.11.08
申请人
INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人
COLEMAN, JOHN J.;COLEMAN, RONALD G.;MONROE, OWEN K.;STUCKE, ROBERT F.;VANDERBECK, ELIZABETH A.;BELLO, STEPHEN E.;HATTERSLEY, JOHN R.;HUA, KIEN A.;PRUETT, DAVID R.;ROLLO, GERALD F.