发明名称 Semiconductor heterojunction floating layer memory device and method for storing information in the same
摘要 A semiconductor memory device comprises a non-doped thick barrier layer formed on the semiconductor substrate, an impurity doped floating conducting layer formed on the thick barrier layer, a thin barrier layer formed on the floating conducting layer and having an asymmetric barrier whose barrier height is higher on the side of the floating conducting layer, a channel layer formed on the thin barrier layer, and a first electrode and a second electrode formed on the channel layer. A write bias voltage which makes a potential of the second electrode higher than that of the first electrode is applied so as to inject electrons from the first electrode to the floating conducting layer through the thin barrier layer, thereby writing information in the floating conducting layer. A read bias voltage lower than the write bias voltage is applied between the first and the second electrodes, and the information stored in the floating conducting layer is read based on whether or not a current flows in the channel layer.
申请公布号 US5432356(A) 申请公布日期 1995.07.11
申请号 US19940222634 申请日期 1994.04.04
申请人 FUJITSU LIMITED 发明人 IMAMURA, KENICHI
分类号 H01L29/205;H01L29/267;H01L29/80;H01L29/861;(IPC1-7):H01L29/205 主分类号 H01L29/205
代理机构 代理人
主权项
地址