发明名称 INTERVAL TIMER
摘要 <p>PURPOSE:To perform the counting of CPU time when high performance and low performance are attained by providing a means to delay interruption generating time by receiving a delay signal, and a means to shorten the interruption generating time by receiving an abbreviation signal. CONSTITUTION:A clock circuit 1 outputs two clock signals 11 and 12 with different phases, and supplies them to AND circuits 2 and 3. The AND circuit 2 delays the interruption generating time by receiving the delay signal 13, and the AND circuit 3 shortens the interruption generating time by receiving the abbreviation signal. A counter circuit 5 counts a counting signal 15, and outputs an interruption signal 16 when a counted value arrives at a preset counted value. By using the constant interval interruption time of the interval time as the counting unit time of the CPU time, the execution time of each process when memory access is accelerated and that of each process when it is decelerated can be counted.</p>
申请公布号 JPH02253410(A) 申请公布日期 1990.10.12
申请号 JP19890077218 申请日期 1989.03.28
申请人 NEC CORP 发明人 SENBA KIYOSHI
分类号 G06F11/22;G06F1/14 主分类号 G06F11/22
代理机构 代理人
主权项
地址