| 摘要 |
PROBLEM TO BE SOLVED: To improve efficiency in access to a memory of a processor from a peripheral device. SOLUTION: A downstream port 22 of a bridge 20 which connects a processor unit and the peripheral device, which is a virtual channel provided in a part to the peripheral device, receives access from the peripheral device through any of a plurality of downstream channels for which the peripheral device accesses the memory of the processor unit using any of them. Relay parts 24, which are a plurality of virtual channels supported by the processor unit, relay the access to the upper channels to which the memory being usable at the time of accessing the memory for each channel is assigned, respectively. In that case, a table in which an identifier of the downstream channel and an identifier of the upstream channel are correlated and stored is referred, and according to the access from the peripheral device, the upper channel corresponding to the downstream channel used by the peripheral device is assigned. COPYRIGHT: (C)2007,JPO&INPIT
|
