发明名称 |
TRANSITION DELAY DETECTOR FOR INTERCONNECT TEST |
摘要 |
A test circuitry configured to test for transition delay defects in inter-die interconnects is disclosed. In one aspect, the test circuitry comprises an input port configured to receive a test data value and a data storage element configured to temporarily store the test data value. The test circuitry additionally comprises a second inter-die interconnect configured to be electrically connected to a first inter-die interconnect so as to form a feedback loop for transferring the test data value from the data storage element back to the data storage element. The test circuitry additionally comprises a data conditioner configured to condition the fed back test data value so as to make it distinguishable from the stored test data value. The test circuitry additionally comprises a clock pulse generator configured to generate a delayed clock pulse. The test circuitry additionally comprises a selection logic configured to apply the generated delayed clock pulse and the conditioned fed back test data value to the data storage element. The test circuitry further comprises a readout unit for reading out a test data value stored in the data storage element. |
申请公布号 |
US2014111243(A1) |
申请公布日期 |
2014.04.24 |
申请号 |
US201314059366 |
申请日期 |
2013.10.21 |
申请人 |
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.;IMEC |
发明人 |
KUMAR GOEL SANDEEP;MARINISSEN ERIK JAN |
分类号 |
G01R31/26 |
主分类号 |
G01R31/26 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|