发明名称 PACKAGE STRUCTURE AND MANUFACTURING METHOD OF THE SAME
摘要 <P>PROBLEM TO BE SOLVED: To provide a package structure which has a relatively small thickness and protects adjacent solder balls from short circuits due to a reflow process, and to provide a manufacturing method of the package structure. <P>SOLUTION: A patterning insulation layer 130 is formed on a first seed layer to expose a part of the first seed layer. A patterning circuit layer 140 is formed on an exposed portion of the first seed layer to cover a part of the patterning insulation layer 130. A chip bonding process is performed so that a chip electrically connects with the patterning circuit layer 140. A sealant 170, sealing the chip and the patterning circuit layer 140 and covering the patterning insulation layer 130, is formed. The metal substrate and the first seed layer are removed so as to expose a bottom surface 132 of the patterning insulation layer 130 and a lower surface 142 of the patterning circuit layer 140. Solder balls 180 are formed on the lower surface 142 of the patterning circuit layer 140. <P>COPYRIGHT: (C)2013,JPO&INPIT
申请公布号 JP2012244159(A) 申请公布日期 2012.12.10
申请号 JP20120034206 申请日期 2012.02.20
申请人 KYOKUTOKU KAGI KOFUN YUGENKOSHI 发明人 SON SEO HO
分类号 H01L23/12 主分类号 H01L23/12
代理机构 代理人
主权项
地址