发明名称
摘要 A decoder device has a reference voltage generating section for outputting first and second threshold level signals, a first comparator for comparing a stair-stepped waveform input signal and the first threshold level signal to output a comparison result, a second comparator for comparing the input signal and the second threshold level signal to output a comparison result, and a logical operation section for performing a logical operation between output signals of the first and second comparators to output a signal decoded from the input signal. A threshold level represented by the first threshold level signal intersects a riser section of one stepped waveform out of two adjacent stepped waveforms in the input signal, and a threshold level represented by the second threshold level signal intersects a riser section of the other stepped waveform out of the two adjacent stepped waveforms of the stair-stepped waveform input signal.
申请公布号 JP4777444(B2) 申请公布日期 2011.09.21
申请号 JP20090049257 申请日期 2009.03.03
申请人 发明人
分类号 G01D5/36;G01D5/249 主分类号 G01D5/36
代理机构 代理人
主权项
地址