首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Software Tamperproof Method For Client-Server
摘要
申请公布号
KR100804189(B1)
申请公布日期
2008.02.18
申请号
KR20060034251
申请日期
2006.04.14
申请人
发明人
分类号
G06F15/16;G06F11/00
主分类号
G06F15/16
代理机构
代理人
主权项
地址
您可能感兴趣的专利
METHOD FOR SIZE-REDUCTION OF SILICON AND USE OF THE SIZE-REDUCED SILICON IN A LITHIUM-ION BATTERY
CATHODE FOR LITIUM-AIR BATTERY
ELECTROCHEMICAL CELL WITH POLYIMIDE SEPARATOR AND HIGH-VOLTAGE POSITIVE ELECTRODE
ORGANIC MOLECULAR MEMORY
COMPOSITION AND LIGHT EMITTING DEVICE USING THE SAME
ORGANIC METAL COMPOUND AND ORGANIC LIGHT-EMITTING DEVICE EMPLOYING THE SAME
MANUFACTURING METHOD OF ORGANIC LIGHT-EMITTING ELEMENT AND ORGANIC LIGHT-EMITTING ELEMENT
CRYSTAL VIBRATOR PACKAGE
METHOD FOR CONNECTING PIEZOELECTRIC ELEMENT AND CABLE SUBSTRATE, PIEZOELECTRIC ELEMENT HAVING CABLE SUBSTRATE, AND INKJET HEAD INCLUDING PIEZOELECTRIC ELEMENT WITH CABLE SUBSTRATE
SYSTEMS AND METHODS FOR TARGETED ANNEALING OF PHOTOVOLTAIC STRUCTURES
LASER STOP LAYER FOR FOIL-BASED METALLIZATION OF SOLAR CELLS
CONDUCTIVE PASTE CONTAINING LEAD-FREE GLASS FRIT
SILICON SUBSTRATE FOR SOLAR CELL AND MANUFACTURING METHOD THEREFOR
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE THEREFOR
FINFET DEVICE INCLUDING A DIELECTRICALLY ISOLATED SILICON ALLOY FIN
High Voltage Lateral DMOS Transistor with Optimized Source-Side Blocking Capability
REDUCED PARASITIC CAPACITANCE WITH SLOTTED CONTACT
VERTICAL HIGH-VOLTAGE MOS TRANSISTOR AND METHOD OF FORMING THE MOS TRANSISTOR WITH IMPROVED ON-STATE RESISTANCE