发明名称 Encoder and decoder using run-length-limited code
摘要 When a zero run, which violating G constraint of a run-length-limited (RLL) code, is detected from the data stored in a first input register 1111 and a second input register 1112, bits before and after the zero run is transferred to a temporary register 1150 via a bus for zero run removal 1130 to be combined to each other. Thus, by effectively using the mechanism of bus transfer, a circuit can be simplified, thereby realizing a small circuit.
申请公布号 EP1708195(A1) 申请公布日期 2006.10.04
申请号 EP20050254070 申请日期 2005.06.29
申请人 FUJITSU LIMITED 发明人 SAWADA, MASARU;ITO, TOSHIO;MORITA, TOSHIHIKO
分类号 G11B20/14;H03M5/14;H03M13/00 主分类号 G11B20/14
代理机构 代理人
主权项
地址