发明名称 |
Flash memory comprising means for controlling and refreshing memory cells in the erased state |
摘要 |
<p>The method involves applying a positive erasing voltage (VERpos) on a control gate (G) of a floating gate transistor. A positive erasing voltage (VD) is applied to a drain (D) of the floating gate transistor by a programming lock. The positive error voltage (VD) is equal to a programming voltage (Vprog2) provided by the lock at the time of programming of the transistor. An independent claim is also included for a flash memory.</p> |
申请公布号 |
EP1486987(A1) |
申请公布日期 |
2004.12.15 |
申请号 |
EP20040013056 |
申请日期 |
2004.06.03 |
申请人 |
STMICROELECTRONICS SA |
发明人 |
LECONTE, BRUNO;CAVALERI, PAOLA;ZINK, SEBASTIEN |
分类号 |
G11C16/34;(IPC1-7):G11C16/34 |
主分类号 |
G11C16/34 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|