发明名称 |
Apparatus for reducing the overhead of cache coherency processing on each primary controller and increasing the overall throughput of the system |
摘要 |
A bridged controller for reducing the overhead of cache coherency processing on each of a plurality of primary controllers and increasing the overall throughput of the system. The bridged controller interfaces with dual-active pair of host-side controllers and the backend disk drive buses. The third controller allows a doubling of the number of backend busses, reduces the overhead of cache coherency processing on each primary host-side controller and doubles the overall throughput.
|
申请公布号 |
US2003159082(A1) |
申请公布日期 |
2003.08.21 |
申请号 |
US20020077249 |
申请日期 |
2002.02.15 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BRANT WILLIAM A.;EL-BATAL MOHAMAD H.;RICHARDSON THOMAS E. |
分类号 |
G06F12/08;H04L1/22;(IPC1-7):H04L1/22 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|