CONFIGURABLE DIGITAL WIRELESS AND WIRED COMMUNICATIONS SYSTEM ARCHITECTURE

摘要

A configurable multiprocessor communications architecture which performs digital communications functions and which is configurable for different digital communications standards, such as various digital cellular standards. In the preferred embodiment, the multiprocessor architecture includes two or more digital signal processing cores (212), a microcontroller or microscheduler (222), a voice coder/decoder (codec), and a relatively low performance central processing unit (CPU) (250). Each of the above devices are coupled to a system memory (202). The general purpose CPU preferably performs user interface functions and overall communications management functions. A CPU local memory (262) and various peripheral devices (264) are coupled through a CPU local bus (260) to the CPU, and these devices are accessible to the CPU without the CPU having to access the main system bus. A dual port bus arbiter (252) is preferably coupled between the CPU and the system bus (214) and controls access to the system bus and the CPU local bus. The microscheduler operates to schedule operations and/or functions, as well as dynamically control the clock rates, of each of the DSPs and the hardware acceleration logic (240) to achieve the desired throughput while minimizing power consumption. The present invention thus provides a single architecture which has simplified configurability for different digital standards. The configurable digital communications architecture simplifies design and manufacturing costs and provides improved performance over prior designs.