摘要 |
A method for a wiring layer on a semiconductor substrate wherein a contact hole for a wiring layer is formed by laminating a lower insulating layer and an etching barrier layer on the semiconductor substrate providing electrodes via a gate insulating film, forming a hole in the etching barrier layer using a first mask pattern having a hole pattern in which a diameter of the hole thereof is larger than that of the contact hole to be formed, laminating an upper insulating layer and a second mask pattern having a hole pattern in which a diameter of the hole thereof is substantially the same as that of the contact hole, subjecting the lower and upper insulating layers and the gate insulating film to an isotropic etching and an anisotropic etching, utilizing the second mask pattern, thereby forming a contact hole having no exposure of the etching barrier layer at the side of wall of the contact hole.
|