MULTIPROCESSOR SYSTEM AND MESSAGE PASSING CONTROLLER THEREOF

摘要

JA9-90-525 MULTIPROCESSOR SYSTEM AND MESSAGE PASSING CONTROLLER THEREOF Upon requesting message passing, a processor notifies the request to another processor by designating identifiers of candidate destination processors and the upper limit UNR and the lower limit LNR of the number of destination processors. A counter counts acknowledge signals from the candidate destination processors. A comparator compares the count value with the lower and higher limit values. If the count value is not less than the lower limit value, the sending processor determines that it can perform message passing and selects processors, as many as the upper limit number, from the candidate destination processors according to a rule; then initiates the message passing to the processor thus selected.