首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Uusia säteilyllä kovetettavia organopolysiloksaaniyhdisteitä
摘要
申请公布号
FI901960(A0)
申请公布日期
1990.04.19
申请号
FI19900001960
申请日期
1990.04.19
申请人
SHIN-ETSU CHEMICAL CO.,LTD.
发明人
OHBA, TOSHIO;IRIFUNE, SHINJI
分类号
C09D183/07;C08F290/00;C08F299/08;C08G77/38;C08G77/50;C09D183/04;C09D183/14;(IPC1-7):C08G/
主分类号
C09D183/07
代理机构
代理人
主权项
地址
您可能感兴趣的专利
INTEGRATED PHOTODETECTOR WAVEGUIDE STRUCTURE WITH ALIGNMENT TOLERANCE
DOUBLE-SIDED VERTICAL SEMICONDUCTOR DEVICE WITH THINNED SUBSTRATE
ELECTRONIC DEVICE INCLUDING GRAPHENE AND QUANTUM DOTS
DEVICE COMPRISING A PLURALITY OF THIN LAYERS
DISPLAY DEVICE INTEGRATED WITH TOUCH SCREEN PANEL AND METHOD OF FABRICATING THE SAME
Display Device And Manufacturing Method Thereof
ARRAY SUBSTRATE, DISPLAY PANEL AND DISPLAY DEVICE
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
RECONFIGURED WIDE I/O MEMORY MODULES AND PACKAGE ARCHITECTURES USING SAME
SEMICONDUCTOR DEVICE
RAPID COOLING SYSTEM FOR A BOND HEAD HEATER
SILICON SHIELD FOR PACKAGE STRESS SENSITIVE DEVICES
ELECTRONIC DEVICE
ELECTRONIC DEVICE WITH DIE BEING SUNK IN SUBSTRATE
IN SITU ETCH COMPENSATE PROCESS
BACK BIASED TRANSISTOR AND CURRENT SOURCE BIASING
FORMING GATE AND SOURCE/DRAIN CONTACT OPENINGS BY PERFORMING A COMMON ETCH PATTERNING PROCESS
SEMICONDUCTOR STRUCTURES HAVING LOW RESISTANCE PATHS THROUGHOUT A WAFER
Integrated Circuit Packages and Methods of Forming Same
METHOD OF FORMING PATTERNS AND METHOD OF MANUFACTURING INTEGRATED CIRCUIT DEVICE